



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/722,397	11/28/2003	Hiroki Mouri	2003-1721A	7183
513	7590	08/23/2006		EXAMINER
		WENDEROTH, LIND & PONACK, L.L.P.		GIESY, ADAM
		2033 K STREET N. W.		
		SUITE 800	ART UNIT	PAPER NUMBER
		WASHINGTON, DC 20006-1021		2627

DATE MAILED: 08/23/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	10/722,397	MOURI ET AL.
	Examiner Adam R. Giesy	Art Unit 2627

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 18 March 2004.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-19 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-5, 16 and 19 is/are rejected.
- 7) Claim(s) 6-15, 17 and 18 is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 28 November 2003 is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1 and 19 are rejected under 35 U.S.C. 102(e) as being anticipated by Iida (US Pat. No. 6,377,525 B1).

Regarding claim 1, Iida discloses a wobble signal processing apparatus comprising: a pickup for reading information recorded on an optical disc medium on/from which data can be recorded/reproduced (Figure 9, element 30); a WBL binarization circuit for smoothing edges of a wobble binary signal that is read by the pickup (Figure 10, element 345); a FEP (Front End Processor) for performing band limitation and gain control to a wobble signal that is read by the pickup (Figure 9, element 32); an ADC (Analog-to-Digital Converter) for converting the wobble signal outputted from the FEP into a digital signal (Figure 10, element 342); an address detection circuit for detecting an ADIP (Address In Pre-Groove) signal as address information of the data on the basis of the digital signal outputted from the ADC (Figure 9, element 34); a waveform shaping circuit for generating a wobble binary signal waveform on the basis of a RF signal that is read by the pickup (Figure 10, element

341); a phase control circuit for controlling the phase of the wobble binary signal outputted from the WBL binarization circuit with referring to the waveform generated by the waveform shaping circuit (Figure 10, element 348); and a PLL (Phase Locked Loop) circuit that is connected to the phase control circuit, for generating a sync clock on the basis of the phase controlled data (Figure 10, element 341); said address detection circuit and said waveform shaping circuit being digitally configured (see column 12, lines 1-5 – note that the ATIP decoder is constituted by a digital signal processor unit and is considered to be digitally configured).

Regarding claim 19, Iida discloses all of the limitations of claim 1 as discussed in the claim 1 rejection above and further that said apparatus operates in accordance with the sync clock that is supplied from the PLL circuit, and the sync clock is adaptively changed according to an angular velocity of the disc (Figure 9, element 33).

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 2 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Iida (US Pat. No. 6,377,525 B1) in view of Pupalaikis (US Pat. No. 6,701,335 B2).

Regarding claim 2, Iida discloses all of the limitations of claim 1 as discussed in the claim 1 rejection above and further that the waveform shaping circuit includes a BPF

(Band Pass Filter) as a digital filter (Figure 10, element 341). Iida does not disclose that the digital filter is constituted by an IIR digital filter.

Pupalaikis discloses a filtering adjustment system that includes a band pass filter that is implemented with an IIR (Infinity Impulse Response) filter (column 3, lines 30-34).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the wobble signal processing apparatus as disclosed by Iida with the band pass filter and infinity impulse response filter as disclosed by Pupalaikis, the motivation being to allow for a more robust and adjustable digital filtering scheme for a wobble signal circuit.

Regarding claim 4, Iida and Pupalaikis disclose all of the limitations of claim 2 as discussed in the claim 2 rejection above. Pupalaikis further discloses that the IIR filter coefficients are calculated and stored in a library (external storage unit) until they are implemented (see column 9, line 22 thru column 10, line 5).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the wobble signal processing apparatus as disclosed by Iida with the infinity impulse response filter coefficient calculator and library as disclosed by Pupalaikis, the motivation being to allow for a more robust and adjustable digital filtering scheme for a wobble signal circuit.

5. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Iida (US Pat. No. 6,377,525 B1) in view of Pupalaikis (US Pat. No. 6,701,335 B2) and further in view of Asano et al. (hereinafter Asano – US Pat. No. 6,621,772 B2).

Regarding claim 3, lida discloses all of the limitations of claim 1 as discussed in the claim 1 rejection above.

Asano discloses an apparatus for reproducing optical discs that filters the reproduced signal in order to better acquire the wobble signal wherein the apparatus comprises an optical head, an amplifier circuit, an address detecting circuit and a low-pass filter circuit (Figure 76, element 579). Asano does not disclose that the low-pass filter is an IIR filter.

Pupalaikis discloses a filtering adjustment system that includes filtering with an IIR (Infinity Impulse Response) filter (column 9, lines 25-28).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the wobble signal processing apparatus as disclosed by lida with the low-pass filtering as disclosed by Asano and the infinity impulse response filter as disclosed by Pupalaikis, the motivation being to further and more effectively limit high frequency noise that might appear in the wobble signal.

6. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over lida (US Pat. No. 6,377,525 B1) in view of Asano et al. (hereinafter Asano – US Pat. No. 6,621,772 B2).

Regarding claim 5, lida discloses all of the limitations of claim 1 as discussed in the claim 1 rejection above.

Asano discloses an apparatus for reproducing optical discs that filters the reproduced signal in order to better acquire the wobble signal wherein the apparatus comprises a filter at the output of the ADC (Figure 76, element 584); and a PRML circuit

for correcting errors in the signal outputted from the filter and detecting the ADIP signal using the corrected signal (Figure 76, element 585).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the wobble signal processing apparatus as disclosed by Iida with the filtering and PRML circuits as disclosed by Asano, the motivation being to better filter out noise and other errors from the wobble signal.

7. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Iida (US Pat. No. 6,377,525 B1) in view of Chapman (US Pat. No. 6,181,177 B1).

Regarding claim 16, Iida discloses all of the limitations of claim 1 as discussed in the claim 1 rejection above.

Chapman discloses an optical system which processes reproduction signals and contains a 7-bit ADC (column 3, lines 18-19).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the wobble signal processing apparatus as disclosed by Iida with the 7-bit ADC as disclosed by Chapman, the motivation being to use an ADC with a lower dynamic range.

Allowable Subject Matter

8. Claims 6-15, 17, and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim 6 is allowable over the prior art or record which does not disclose or suggest all of the limitations of claim 5 as well as the further limitation that a PRML system that is implemented with the PRML circuit is a PR(a,b) system.

Claim 8 is allowable over the prior art or record which does not disclose or suggest all of the limitations of claim 5 as well as the further limitation that the PRML circuit switches a sampling method between a peak sampling method and an offset sampling method.

Claim 10 is allowable over the prior art or record which does not disclose or suggest all of the limitations of claim 5 as well as the further limitation that the PRML circuit performs a standardized Euclidean distance algorithm in a computing circuit of a Viterbi detector by the PRML system.

Claim 11 is allowable over the prior art or record which does not disclose or suggest all of the limitations of claim 1 as well as the further limitation that the address detection circuit comprises: a first digital filter for filtering the output from the ADC; a phase control circuit for controlling the phase of the wobble binary signal outputted from the WBL binarization circuit with referring to the signal outputted from the first digital filter, and outputting a phase controlled signal; a multiplier for multiplying the signal outputted from the first digital filter by the phase controlled signal; a second digital filter for filtering an output from the multiplier; an edge smoothing circuit for binarizing the signal outputted from the first digital filter, and smoothing edges of the binarized signal, thereby generating a clock for outputting the ADIP signal; and a binarization circuit for

binarizing the signal outputted from the second digital filter in accordance with the clock that is outputted from the edge smoothing circuit, and outputting the ADIP signal.

Claim 12 is allowable over the prior art or record which does not disclose or suggest all of the limitations of claim 1 as well as the further limitation that the phase control circuit obtains a phase difference between the wobble binary signal and the wobble signal that has passed through the digital filter, and controls the phase by delaying the wobble binary signal.

Claim 14 is allowable over the prior art or record which does not disclose or suggest all of the limitations of claim 1 as well as the further limitation that the address detection circuit comprises: a digital filter for filtering the output from the ADC; and a DSV (Digital Sum Value) calculator for digitally processing the output from the digital filter by dividing the same with a predetermined threshold value, thereby detecting the ADIP signal.

Claim 15 is allowable over the prior art or record which does not disclose or suggest all of the limitations of claim 1 as well as the further limitation that the address detection circuit comprises: a digital filter for filtering the output from the ADC; a binarization circuit for binarizing the output from the digital filter; and a counter circuit for counting the number of +1 and the number -1 in the signal outputted from the binarization circuit, and the ADIP signal is detected on the basis of the count values of the counter circuit.

Claim 17 is allowable over the prior art or record which does not disclose or suggest all of the limitations of claim 1 as well as the further limitation that the FEP

further includes an AGC (Auto Gain Control) circuit for performing automatic amplitude control when the amplitude of the ADIP section is decreased or increased due to crosstalk in the optical disc medium.

Claim 18 is allowable over the prior art or record which does not disclose or suggest all of the limitations of claim 1 as well as the further limitation that the pickup further includes an aperture ratio decision unit for deciding the degree of distortion of the waveform that is read from the optical disc medium, and controls the diameter of a beam spot of a pickup laser on the basis of the decided degree of distortion of the waveform, thereby controlling the degree of signal component extraction.


Conclusion

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Adam R. Giesy whose telephone number is (571) 272-7555. The examiner can normally be reached on 8:00am- 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, William R. Korzuch can be reached on (571) 272-7589. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

ARG 8/17/2006



WILLIAM KORZUCH
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800